Skip to content
View dhillongurjot's full-sized avatar
  • Toronto

Block or report dhillongurjot

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscv-processor riscv-processor Public

    5-stage pipelined RISC-V (RV32I) CPU built from scratch in SystemVerilog. Features forwarding, hazard detection, VGA display controller, and hardware framebuffer. Snake game compiled from C runs on…

    SystemVerilog

  2. microcoded-general-purpose-processor microcoded-general-purpose-processor Public

    VHDL general-purpose processor deployed to an Altera DE2 FPGA — nine-state FSM, a 4:16 decoder generating 16-bit microcode, and three ALU variants that extend the instruction set against one unchan…

    VHDL

  3. multi-stage-mosfet-amplifier multi-stage-mosfet-amplifier Public

    Four-stage NMOS amplifier on a single 3.3 V supply — 62 dB gain, 29.5 MHz bandwidth, 687.5 kΩ input resistance, 0.92 mW. Designed in KiCad, verified in SPICE against a full specification set.