A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
-
Updated
Nov 30, 2020
#
spice-model
Here are 2 public repositories matching this topic...
-
Updated
Oct 22, 2022
Add this topic to your repo
To associate your repository with the spice-model topic, visit your repo's landing page and select "manage topics."