complete walkthrough of the vlsi design process for an equation Y = 4^X development to sta, using synopsys
-
Updated
Apr 8, 2026 - C
#
synopsys-primetime
Here are 3 public repositories matching this topic...
Complete ASIC implementation of the OpenCores DES core using Cadence Genus, Innovus, and Synopsys PrimeTime, from RTL synthesis to GDSII.
asic eda synopsys vlsi cadence vlsi-physical-design genus primetime physical-design vlsi-design asic-design synopsys-dc chip-design innovus cadence-innovus cadence-genus synopsys-primetime
-
Updated
Sep 19, 2026 - Verilog
Config files for my GitHub profile.
config verilog systemverilog synopsys vlsi cadence-virtuoso cadence vlsi-physical-design comsol vlsi-circuits comsol-multiphysics github-config vlsi-cad synopsys-dc comsol-model cadence-innovus rtl-to-gdsii cadence-genus synopsys-primetime comsol-multiphysics-2026
-
Updated
Sep 19, 2026
Add this topic to your repo
To associate your repository with the synopsys-primetime topic, visit your repo's landing page and select "manage topics."