Hardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus Prime in discipline ISL for computer science graduation.
-
Updated
Apr 25, 2019 - Verilog
Hardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus Prime in discipline ISL for computer science graduation.
My FPGA practices on Altera-DE2-115 board with Verilog
Collection of FPGA designs, testbenches, and interfacing experiments validating hardware implementations of digital circuits.
VHDL general-purpose processor deployed to an Altera DE2 FPGA — nine-state FSM, a 4:16 decoder generating 16-bit microcode, and three ALU variants that extend the instruction set against one unchanged control path.
Synthesizable 8-bit ALU & Control Datapath (RTL) designed for Altera Cyclone II FPGA
NES For FPGA Terasic Altera DE2-70 Cyclone 2 EP2C70F896C6
To associate your repository with the altera-de2 topic, visit your repo's landing page and select "manage topics."